914 search results - page 73 / 183 » Assessing the performance limits of parallelized near-thresh... |
126
click to vote
ICS
2000
Tsinghua U.
15 years 4 months ago
2000
Tsinghua U.
Memory system bottlenecks limit performance for many applications, and computations with strided access patterns are among the hardest hit. The streams used in such applications h...
97
Voted
DELOS
2000
15 years 1 months ago
2000
: This paper presents an overview over parallel architectures for the efficient realisation of digital libraries by considering image databases as an example. The state of the art ...
143
Voted
HPCA
2005
IEEE
16 years 28 days ago
2005
IEEE
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
ASPLOS
2010
ACM
15 years 7 months ago
2010
ACM
Growing transistor counts, limited power budgets, and the breakdown of voltage scaling are currently conspiring to create a utilization wall that limits the fraction of a chip tha...
104
Voted
ICS
2004
Tsinghua U.
15 years 6 months ago
2004
Tsinghua U.
Given the scale of massively parallel systems, occurrence of faults is no longer an exception but a regular event. Periodic checkpointing is becoming increasingly important in the...