Sciweavers

914 search results - page 79 / 183
» Assessing the performance limits of parallelized near-thresh...
Sort
View
116
Voted
IPPS
2002
IEEE
15 years 5 months ago
Memory-Intensive Benchmarks: IRAM vs. Cache-Based Machines
The increasing gap between processor and memory performance has led to new architectural models for memory-intensive applications. In this paper, we use a set of memory-intensive ...
Brian R. Gaeke, Parry Husbands, Xiaoye S. Li, Leon...
ISVLSI
2002
IEEE
104views VLSI» more  ISVLSI 2002»
15 years 5 months ago
Scalable VLSI Architecture for GF(p) Montgomery Modular Inverse Computation
Modular inverse computation is needed in several public key cryptographic applications. In this work, we present two VLSI hardware implementations used in the calculation of Montg...
Adnan Abdul-Aziz Gutub, Alexandre F. Tenca, &Ccedi...
94
Voted
ICPADS
2005
IEEE
15 years 6 months ago
Key Agreement for Heterogeneous Mobile Ad-Hoc Groups
In this paper we propose an efficient key agreement protocol suite for heterogeneous mobile ad-hoc groups, whose members use mobile devices with different performance limitations...
Mark Manulis
SC
2009
ACM
15 years 7 months ago
Early performance evaluation of a "Nehalem" cluster using scientific and engineering applications
In this paper, we present an early performance evaluation of a 624-core cluster based on the Intel® Xeon® Processor 5560 (code named “Nehalem-EP”, and referred to as Xeon 55...
Subhash Saini, Andrey Naraikin, Rupak Biswas, Davi...
DCC
2010
IEEE
15 years 4 months ago
Causal Transmission of Colored Source Frames over a Packet Erasure Channel
We propose a linear predictive quantization system for causally transmitting parallel sources with temporal memory (colored frames) over an erasure channel. By optimizing within t...
Ying-zong Huang, Yuval Kochman, Gregory W. Wornell