690 search results - page 128 / 138 » Automated Architectural Exploration for Signal Processing Al... |
103
click to vote
JCP
2007
14 years 11 months ago
2007
Abstract— The convergence of the wireline telecom, wireless telecom, and internet networks and the services they provide offers tremendous opportunities in services personalizati...
DAC
2006
ACM
16 years 19 days ago
2006
ACM
As VLSI technology scales toward 65nm and beyond, both timing and power performance of integrated circuits are increasingly affected by process variations. In practice, people oft...
93
Voted
GLVLSI
2007
IEEE
15 years 6 months ago
2007
IEEE
We propose an interconnect reorganization algorithm for reduction stages in parallel multipliers. It aims at minimizing power consumption for given static probabilities at the pri...
109
click to vote
SPAA
2005
ACM
15 years 5 months ago
2005
ACM
We describe a new class of utility-maximization scheduling problem with precedence constraints, the disconnected staged scheduling problem (DSSP). DSSP is a nonpreemptive multipro...
102
Voted
DAC
2005
ACM
15 years 1 months ago
2005
ACM
This paper proposes a fast decoupling capacitance (decap) allocation and budgeting algorithm for both early stage decap estimation and later stage decap minimization in today’s ...