Sciweavers

690 search results - page 14 / 138
» Automated Architectural Exploration for Signal Processing Al...
Sort
View
CODES
2003
IEEE
15 years 5 months ago
A multiobjective optimization model for exploring multiprocessor mappings of process networks
In the Sesame framework, we develop a modeling and simulation environment for the efficient design space exploration of heterogeneous embedded systems. Since Sesame recognizes se...
Cagkan Erbas, Selin C. Erbas, Andy D. Pimentel
73
Voted
PDPTA
2007
15 years 1 months ago
Generic Parallel Processing Techniques for Nanoscale Spin-Wave Architectures
- In this paper, we study the algorithm design aspects of three newly developed spin-wave architectures. The architectures are capable of simultaneously transmitting multiple signa...
Mary Mehrnoosh Eshaghian-Wilner, Shiva Navab
HICSS
2009
IEEE
155views Biometrics» more  HICSS 2009»
15 years 6 months ago
Collaborative Recommender Systems for Building Automation
Building Automation Systems (BASs) can save building owners money by reducing energy consumption while simultaneously preserving occupant comfort. There are algorithms that optimi...
Michael LeMay, Jason J. Haas, Carl A. Gunter
ESTIMEDIA
2004
Springer
15 years 5 months ago
Data assignment and access scheduling exploration for multi-layer memory architectures
Abstract— This paper presents an exploration framework which performs data assignment and access scheduling exploration for applications given a multilayer memory architecture. O...
Radoslaw Szymanek, Francky Catthoor, Krzysztof Kuc...
92
Voted
CODES
2004
IEEE
15 years 3 months ago
Automatic synthesis of system on chip multiprocessor architectures for process networks
In this paper, we present an approach for automatic synthesis of System on Chip (SoC) multiprocessor architectures for applications expressed as process networks. Our approach is ...
Basant Kumar Dwivedi, Anshul Kumar, M. Balakrishna...