Sciweavers

690 search results - page 92 / 138
» Automated Architectural Exploration for Signal Processing Al...
Sort
View
DSD
2010
IEEE
141views Hardware» more  DSD 2010»
15 years 1 months ago
Adaptive Beamforming Using the Reconfigurable MONTIUM TP
Until a decade ago, the concept of phased array beamforming was mainly implemented with mechanical or analog solutions. Today, digital hardware has become powerful enough to perfor...
Marcel D. van de Burgwal, Kenneth C. Rovers, Koen ...
159
Voted
FPGA
2000
ACM
175views FPGA» more  FPGA 2000»
15 years 7 months ago
An FPGA implementation and performance evaluation of the Serpent block cipher
With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Encryption Standard (AES) development process is well underway. It is hoped that the result of the ...
Adam J. Elbirt, Christof Paar
109
Voted
ISCAS
2005
IEEE
124views Hardware» more  ISCAS 2005»
15 years 9 months ago
Parallel FFT computation with a CDMA-based network-on-chip
— Fast Fourier transform (FFT) algorithms are used in a wide variety of digital signal processing applications and many of these require high-performance parallel implementations...
Daewook Kim, Manho Kim, Gerald E. Sobelman
CL
2002
Springer
15 years 3 months ago
Behavioural typing for safe ambients
We introduce a typed variant of Safe Ambients, named Secure Safe Ambients (SSA), whose type system allows behavioral invariants of ambients to be expressed and verified. The most ...
Michele Bugliesi, Giuseppe Castagna
141
Voted
DAC
2002
ACM
16 years 4 months ago
Compiler-directed scratch pad memory hierarchy design and management
One of the primary challenges in embedded system design is designing the memory hierarchy and restructuring the application to take advantage of it. This task is particularly impo...
Mahmut T. Kandemir, Alok N. Choudhary