690 search results - page 94 / 138 » Automated Architectural Exploration for Signal Processing Al... |
107
click to vote
DAC
2002
ACM
16 years 4 months ago
2002
ACM
CT The traditional approach to worst-case static-timing analysis is becoming unacceptably conservative due to an ever-increasing number of circuit and process effects. We propose a...
150
Voted
DAC
2004
ACM
16 years 4 months ago
2004
ACM
Current technology trends have led to the growing impact of both inter-die and intra-die process variations on circuit performance. While it is imperative to model parameter varia...
139
click to vote
DAC
2011
ACM
14 years 3 months ago
2011
ACM
SRAM design has been a major challenge for nanoscale manufacturing technology. We propose a new bit cell repair scheme for designing maximum-information memory system (MIMS). Unli...
140
Voted
DAC
2005
ACM
16 years 4 months ago
2005
ACM
As Si CMOS devices are scaled down into the nanoscale regime, current computer architecture approaches are reaching their practical limits. Future nano-architectures will confront...
164
click to vote
ISLPED
2005
ACM
15 years 9 months ago
2005
ACM
This paper explores the power implications of replacing global chip wires with an on-chip network. We optimize network links by varying repeater spacing, link pipelining, and volt...