4359 search results - page 654 / 872 » Automated Pipeline Design |
149
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
Aim of this paper is to propose a methodology for the definition of an instruction-level energy estimation framework for VLIW (Very Long Instruction Word) processors. The power mo...
131
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is be...
142
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
An architectural solution to reducing memory energy consumption is to adopt a multi-bank memory system instead of a monolithic (single-bank) memory system. Some recent multi-bank ...
161
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
The ability to compute the parasitic inductance of the interconnect is critical to the timing verification of modern VLSI circuits. A challenging aspect of inductance extraction i...
147
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
Rapid approximation of the transient response of high-speed global interconnects is needed to estimate the time delay, crosstalk, and overshoot in a GSI multilevel wiring network....