Sciweavers

557 search results - page 41 / 112
» Automatic Abstraction for Verification of Timed Circuits and...
Sort
View
TCAD
1998
126views more  TCAD 1998»
14 years 9 months ago
Iterative remapping for logic circuits
Abstract—This paper presents an aggressive optimization technique targeting combinational logic circuits. Starting from an initial implementation mapped on a given technology lib...
Luca Benini, Patrick Vuillod, Giovanni De Micheli
ICCAD
2006
IEEE
155views Hardware» more  ICCAD 2006»
15 years 6 months ago
Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design
Abstract— Chip-package thermal analysis is necessary for the design and synthesis of reliable, high-performance, low-power, compact integrated circuits (ICs). Many methods of IC ...
Yonghong Yang, Changyun Zhu, Zhenyu (Peter) Gu, Li...
ESTIMEDIA
2003
Springer
15 years 3 months ago
A Component Oriented Simulator for HW/SW Co-Designs
In order to extensively explore design space one has to specify a n a very abstract level. Transforming a specification into a correct implementation is usually an error prone tas...
Alexander Paar, Haitao Du, Nader Bagherzadeh
SERA
2004
Springer
15 years 3 months ago
NuEditor - A Tool Suite for Specification and Verification of NuSCR
NuEditor is a tool suite supporting specification and verification of software requirements written in NuSCR. NuSCR extends SCR (Software Cost Reduction) notation that has been us...
Jaemyung Cho, Junbeom Yoo, Sung Deok Cha
VLSID
2009
IEEE
155views VLSI» more  VLSID 2009»
15 years 10 months ago
Unified Challenges in Nano-CMOS High-Level Synthesis
: The challenges in nano-CMOS circuit design include the following: variability, leakage, power, thermals, reliability, and yield. This talk will focus on interdependent considerat...
Saraju P. Mohanty