Sciweavers

557 search results - page 47 / 112
» Automatic Abstraction for Verification of Timed Circuits and...
Sort
View
JMM2
2006
151views more  JMM2 2006»
14 years 9 months ago
On the Use of External Face Features for Identity Verification
Abstract-- In general automatic face classification applications images are captured in natural environments. In these cases, the performance is affected by variations in facial im...
Àgata Lapedriza, David Masip, Jordi Vitri&a...
DATE
2003
IEEE
134views Hardware» more  DATE 2003»
15 years 3 months ago
A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration
The design of high performance multimedia systems in a short time force us to use IP's blocks in many designs. However, their correct integration in a design implies more com...
Adel Baganne, Imed Bennour, Mehrez Elmarzougui, Ri...
FPGA
1999
ACM
142views FPGA» more  FPGA 1999»
15 years 2 months ago
Multi-Terminal Net Routing for Partial Crossbar-Based Multi-FPGA Systems
Multi-FPGA systems are used as custom computing machines to solve compute intensive problems and also in the verification and prototyping of large circuits. In this paper, we addr...
Abdel Ejnioui, N. Ranganathan
ENTCS
2006
137views more  ENTCS 2006»
14 years 9 months ago
An Efficient Method for Computing Exact State Space of Petri Nets With Stopwatches
In this paper, we address the issue of the formal verification of real-time systems in the context of a preemptive scheduling policy. We propose an algorithm which computes the st...
Morgan Magnin, Didier Lime, Olivier H. Roux
CONCUR
2010
Springer
14 years 10 months ago
Conditional Automata: A Tool for Safe Removal of Negligible Events
Abstract. Polynomially accurate simulations [19] are relations for Probabilistic Automata that require transitions to be matched up to negligible sets provided that computation len...
Roberto Segala, Andrea Turrini