557 search results - page 4 / 112 » Automatic Abstraction for Verification of Timed Circuits and... |
113
click to vote
HASE
2008
IEEE
14 years 9 months ago
2008
IEEE
Designing safety-critical systems is a complex process, and especially when the design is carried out at different f abstraction where the correctness of the design at one level i...
100
click to vote
TABLEAUX
1998
Springer
15 years 1 months ago
1998
Springer
ple (Extended Abstract) Edmund M. Clarke and Sergey Berezin Carnegie Mellon University -- USA Model checking is an automatic verification technique for finite state concurrent syst...
DAC
1990
ACM
15 years 1 months ago
1990
ACM
In this paper, we provide an overview of a system designed for verifying the consistency of timing specifications for digital circuits. The utility of the system comes from the ne...
FORMATS
2009
Springer
15 years 1 months ago
2009
Springer
Abstract. Introducing a monitor on a system typically changes the system's behaviour by slowing the system down and increasing memory consumption. This may possibly result in ...
101
click to vote
FMCAD
2008
Springer
14 years 11 months ago
2008
Springer
el Sequential Memory Abstraction for Model Checking Per Bjesse Advanced Technology Group Synopsys Inc. Many designs intermingle large memories with wide data paths and nontrivial c...