Sciweavers

532 search results - page 100 / 107
» Automatic Hardware Software Interface Generation for Embedde...
Sort
View
IWMM
2000
Springer
84views Hardware» more  IWMM 2000»
15 years 3 months ago
Designing a Trace Format for Heap Allocation Events
Dynamic storage allocation continues to play an important role in the performance and correctness of systems ranging from user productivity software to high-performance servers. W...
Trishul M. Chilimbi, Richard E. Jones, Benjamin G....
CF
2004
ACM
15 years 5 months ago
An architectural framework and a middleware for cooperating smart components
In a future networked physical world, a myriad of smart sensors and actuators assess and control aspects of their environments and autonomously act in response to it. Examples ran...
Antonio Casimiro, Jörg Kaiser, Paulo Ver&iacu...
CASES
2003
ACM
15 years 5 months ago
Clustered calculation of worst-case execution times
Knowing the Worst-Case Execution Time (WCET) of a program is necessary when designing and verifying real-time systems. A correct WCET analysis method must take into account the po...
Andreas Ermedahl, Friedhelm Stappert, Jakob Engblo...
ML
2000
ACM
244views Machine Learning» more  ML 2000»
14 years 11 months ago
Learnable Evolution Model: Evolutionary Processes Guided by Machine Learning
A new class of evolutionary computation processes is presented, called Learnable Evolution Model or LEM. In contrast to Darwinian-type evolution that relies on mutation, recombinat...
Ryszard S. Michalski
89
Voted
DAC
1999
ACM
15 years 4 months ago
Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification
We present our practical experience in the modeling and integration of cycle/phase-accurate instruction set architecture (ISA) models of digital signal processors (DSPs) with othe...
Lisa M. Guerra, Joachim Fitzner, Dipankar Talukdar...