51 search results - page 4 / 11 » Automatic Verification of Parametric Specifications with Com... |
IWMM
2010
Springer
14 years 11 months ago
2010
Springer
The accurate prediction of program's memory requirements is a critical component in software development. Existing heap space analyses either do not take deallocation into ac...
91
Voted
ENTCS
2008
14 years 9 months ago
2008
Automatic generation of formal specifications from requirement reduces cost and complexity of formal models creation. Thus, the generated formal model brings the possibility to ca...
118
click to vote
RV
2010
Springer
14 years 7 months ago
2010
Springer
The RV system is the first system to merge the benefits of Runtime Monitoring with Predictive Analysis. The Runtime Monitoring portion of RV is based on the successful Monitoring O...
FDL
2007
IEEE
15 years 4 months ago
2007
IEEE
SystemVerilog encapsulates both design description and verification properties in one language and provides a unified environment for engineers who have the formidable challenge o...
ICSE
2003
IEEE-ACM
15 years 9 months ago
2003
IEEE-ACM
We present a new methodology for automatic verification of C programs against finite state machine specifications. Our approach is compositional, naturally enabling us to decompos...