Sciweavers

302 search results - page 45 / 61
» Automatic Verification of Timed Circuits
Sort
View
ICCAD
1996
IEEE
87views Hardware» more  ICCAD 1996»
15 years 3 months ago
Partitioned ROBDDs - a compact, canonical and efficiently manipulable representation for Boolean functions
We presenta new representationfor Boolean functions called PartitionedROBDDs. In this representation we divide the Boolean space into `k' partitions and represent a function ...
Amit Narayan, Jawahar Jain, Masahiro Fujita, Alber...
PERCOM
2007
ACM
15 years 11 months ago
Ontology-Directed Generation of Frameworks for Pervasive Service Development
Pervasive computing applications are tedious to develop because they combine a number of problems ranging from device heterogeneity, to middleware constraints, to lack of programm...
Charles Consel, Wilfried Jouve, Julien Lancia, Nic...
DATE
2008
IEEE
167views Hardware» more  DATE 2008»
15 years 6 months ago
Accuracy-Adaptive Simulation of Transaction Level Models
Simulation of transaction level models (TLMs) is an established embedded systems design technique. Its use cases include virtual prototyping for early software development, platfo...
Martin Radetzki, Rauf Salimi Khaligh
AISC
2006
Springer
15 years 3 months ago
Finding Relations Among Linear Constraints
In program analysis and verification, there are some constraints that have to be processed repeatedly. A possible way to speed up the processing is to find some relations among the...
Jun Yan, Jian Zhang, Zhongxing Xu
DAS
2006
Springer
15 years 3 months ago
Semi-automatic Ground Truth Generation for Chart Image Recognition
While research on scientific chart recognition is being carried out, there is no suitable standard that can be used to evaluate the overall performance of the chart recognition res...
Li Yang, Weihua Huang, Chew Lim Tan