302 search results - page 8 / 61 » Automatic Verification of Timed Circuits |
FMCAD
2008
Springer
15 years 1 months ago
2008
Springer
Abstract--This paper presents the verification of an asynchronous arbiter modeled at the circuit level with non-linear ordinary differential equations. We use Brockett's annul...
103
click to vote
IOLTS
2008
IEEE
15 years 6 months ago
2008
IEEE
Present and future semiconductor technologies are characterized by increasing parameters variations as well as an increasing susceptibility to external disturbances. Transient err...
80
Voted
CSREAESA
2004
15 years 1 months ago
2004
In this paper we present an algorithm for automatic extraction of system behavior from a structural Verilog specification. The algorithm generates a series-parallel poset expressi...
96
Voted
VLSID
2003
IEEE
16 years 22 hour ago
2003
IEEE
Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often fl...
93
Voted
TCAD
2002
14 years 11 months ago
2002
With the advent of system-on-a-chip design, many application specific integrated circuits (ASICs) now require multiple design clocks that operate asynchronously to each other. This...