269 search results - page 22 / 54 » Axiomatic Digital Topology |
IJCAI
1997
14 years 11 months ago
1997
This paper describes an evolvable hardware (EHW) system for generalized neural network learning. We have developed an ASIC VLSI chip, which is a building block to configure a scal...
MEMICS
2010
14 years 4 months ago
2010
A topological flexibility of implicit active contours is of great benefit, since it allows simultaneous detection of several objects without any a priori knowledge about their num...
PATMOS
2004
Springer
15 years 3 months ago
2004
Springer
Basic combinational gates, including NAND, NOR and XOR, are fundamental building blocks in CMOS digital circuits. This paper analyses and compares the power consumption due to tran...
75
Voted
IWCIA
2004
Springer
15 years 3 months ago
2004
Springer
Abstract. The expressiveness of a lot of image analysis algorithms depends on the question whether shape information is preserved during digitization. Most existing approaches to a...
DATE
1999
IEEE
15 years 1 months ago
1999
IEEE
Power estimation is important for system-level exploration and trade-off analysis of VLSI systems. A power estimator for high-speed analog to digital converters that exploits info...