Sciweavers

1810 search results - page 39 / 362
» BASE: Using Abstraction to Improve Fault Tolerance
Sort
View
ICCD
2006
IEEE
124views Hardware» more  ICCD 2006»
15 years 6 months ago
Customizable Fault Tolerant Caches for Embedded Processors
Abstract— The continuing divergence of processor and memory speeds has led to the increasing reliance on larger caches which have become major consumers of area and power in embe...
Subramanian Ramaswamy, Sudhakar Yalamanchili
ANNPR
2006
Springer
14 years 11 months ago
A Convolutional Neural Network Tolerant of Synaptic Faults for Low-Power Analog Hardware
Abstract. Recently, the authors described a training method for a convolutional neural network of threshold neurons. Hidden layers are trained by by clustering, in a feed-forward m...
Johannes Fieres, Karlheinz Meier, Johannes Schemme...
GPC
2007
Springer
15 years 3 months ago
A Novel Data Grid Coherence Protocol Using Pipeline-Based Aggressive Copy Method
Grid systems are well-known for its high performance computing or large data storage with inexpensive devices. They can be categorized into two major types: computational grid and ...
Reen-Cheng Wang, Su-Ling Wu, Ruay-Shiung Chang
ICCAD
2002
IEEE
161views Hardware» more  ICCAD 2002»
15 years 6 months ago
Non-tree routing for reliability and yield improvement
We propose to introduce redundant interconnects for manufacturing yield and reliability improvement. By introducing redundant interconnects, the potential for open faults is reduc...
Andrew B. Kahng, Bao Liu, Ion I. Mandoiu
ISCAPDCS
2004
14 years 11 months ago
Adaptive-Subcube Fault Tolerant Routing in Dual-Cube with Very Large Number of Faulty Nodes
The dual-cube is a newly proposed interconnection network for linking a large amount of nodes with low node degree. It uses low-dimensional hypercubes as building blocks and keeps...
Yamin Li, Shietung Peng, Wanming Chu