Sciweavers

2041 search results - page 321 / 409
» Balance Machines: Computing = Balancing
Sort
View
ISCAS
2006
IEEE
79views Hardware» more  ISCAS 2006»
15 years 3 months ago
A low-power 64-point FFT/IFFT design for IEEE 802.11a WLAN application
—In this paper, we propose a cost-effective and low-power 64-point fast Fourier transform (FFT)/inverse FFT (IFFT) architecture and chip adopting the retrenched 8-point FFT/IFFT ...
Chin-Teng Lin, Yuan-Chu Yu, Lan-Da Van
ISQED
2006
IEEE
101views Hardware» more  ISQED 2006»
15 years 3 months ago
Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs
As transistor counts keep increasing and clock frequencies rise, high power consumption is becoming one of the most important obstacles, preventing further scaling and performance...
Sri Hari Krishna Narayanan, Mahmut T. Kandemir, Oz...
SBACPAD
2006
IEEE
148views Hardware» more  SBACPAD 2006»
15 years 3 months ago
Scalable Parallel Implementation of Bayesian Network to Junction Tree Conversion for Exact Inference
We present a scalable parallel implementation for converting a Bayesian network to a junction tree, which can then be used for a complete parallel implementation for exact inferen...
Vasanth Krishna Namasivayam, Animesh Pathak, Vikto...
ASPDAC
2006
ACM
178views Hardware» more  ASPDAC 2006»
15 years 3 months ago
Hardware architecture design of an H.264/AVC video codec
Abstract—H.264/AVC is the latest video coding standard. It significantly outperforms the previous video coding standards, but the extraordinary huge computation complexity and m...
Tung-Chien Chen, Chung-Jr Lian, Liang-Gee Chen
CSCW
2006
ACM
15 years 3 months ago
Providing artifact awareness to a distributed group through screen sharing
Despite the availability of awareness servers and casual interaction systems, distributed groups still cannot maintain artifact awareness – the easy awareness of the documents, ...
Kimberly Tee, Saul Greenberg, Carl Gutwin