233 search results - page 20 / 47 » Balance Testing of Logic Circuits |
101
Voted
GLVLSI
2003
IEEE
15 years 7 months ago
2003
IEEE
The current trends in high performance integrated circuits are towards faster and more powerful circuits in the giga-hertz range and even further. As the more complex Integrated C...
117
Voted
DAC
2007
ACM
16 years 2 months ago
2007
ACM
The test time for core-external interconnect shorts/opens is typically much less than that for core-internal logic. Therefore, prior work on test infrastructure design for core-ba...
106
click to vote
DFT
1998
IEEE
15 years 6 months ago
1998
IEEE
This paper presents a system to evaluate the testability of an on-line testable circuit. The system operates at the RT-level, before the logic synthesis step, and allows for an ex...
105
click to vote
DATE
1999
IEEE
15 years 6 months ago
1999
IEEE
This paper presents a new Design for Testability (DFT) technique for Current-Mode Logic (CML) circuits. This new technique, with little overhead, using built-in detectors, monitor...
76
Voted
ITC
1998
IEEE
15 years 6 months ago
1998
IEEE
We investigate defects in CMOS domino gates and derive the test conditions for them. Very-Low-Voltage Testing can improve the defect coverage, which we define as the maximum detec...