271 search results - page 42 / 55 » Bandwidth-Friendly Cache Hierarchy |
ISPASS
2003
IEEE
15 years 2 months ago
2003
IEEE
Abstract— This paper proposes to speedup sampled microprocessor simulations by reducing warmup times without sacrificing simulation accuracy. It exploiting the observation that ...
ISCA
2005
IEEE
15 years 3 months ago
2005
IEEE
Chip multiprocessors (CMPs) substantially increase capacity pressure on the on-chip memory hierarchy while requiring fast access. Neither private nor shared caches can provide bot...
ASPLOS
1998
ACM
15 years 1 months ago
1998
ACM
Optimizations aimed at reducing the impact of memory operations on execution speed have long concentrated on improving cache performance. These efforts achieve a reasonable level...
78
Voted
MICRO
1998
IEEE
15 years 1 months ago
1998
IEEE
This paper provides quantitative measurements of load latency tolerance in a dynamically scheduled processor. To determine the latency tolerance of each memory load operation, our...
173
click to vote
ICDE
2003
IEEE
15 years 11 months ago
2003
IEEE
The performance of streaming media servers has been limited due to the dual requirements of high throughput and low memory use. Although disk throughput has been enjoying a 40% an...