Sciweavers

686 search results - page 88 / 138
» Benchmarking cerebellar control
Sort
View
VTS
2007
IEEE
103views Hardware» more  VTS 2007»
15 years 6 months ago
At-Speed Testing of Core-Based System-on-Chip Using an Embedded Micro-Tester
In SoC designs, limited test access to internal cores, lowcost external tester’s lack of accuracy and slow frequencies make application of at-speed tests impractical. Therefore,...
Matthieu Tuna, Mounir Benabdenbi, Alain Greiner
CC
2007
Springer
109views System Software» more  CC 2007»
15 years 6 months ago
Layout Transformations for Heap Objects Using Static Access Patterns
As the amount of data used by programs increases due to the growth of hardware storage capacity and computing power, efficient memory usage becomes a key factor for performance. Si...
Jinseong Jeon, Keoncheol Shin, Hwansoo Han
FPL
2007
Springer
106views Hardware» more  FPL 2007»
15 years 6 months ago
RAMP Blue: A Message-Passing Manycore System in FPGAs
We are developing a set of reusable design blocks and several prototype systems for emulation of multi-core architectures in FPGAs. RAMP Blue is the first of these prototypes and...
Alex Krasnov, Andrew Schultz, John Wawrzynek, Greg...
FPL
2007
Springer
127views Hardware» more  FPL 2007»
15 years 6 months ago
Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications
This paper presents a novel architecture for domain-specific FPGA devices. This architecture can be optimised for both speed and density by exploiting domain-specific informatio...
Chun Hok Ho, Chi Wai Yu, Philip Heng Wai Leong, Wa...
GECCO
2007
Springer
164views Optimization» more  GECCO 2007»
15 years 6 months ago
Is the island model fault tolerant?
In this paper, we present a study on the fault tolerance nature of the island model when applied to Genetic Algorithms. Parallel and distributed models have been extensively appli...
José Ignacio Hidalgo, Juan Lanchares, Franc...