Sciweavers

686 search results - page 97 / 138
» Benchmarking cerebellar control
Sort
View
ISSS
2002
IEEE
103views Hardware» more  ISSS 2002»
15 years 2 months ago
A Symbolic Approach for the Combined Solution of Scheduling and Allocation
Scheduling is widely recognized as a very important step in highlevel synthesis. Nevertheless, it is usually done without taking into account the effects on the actual hardware im...
Luciano Lavagno, Mihai T. Lazarescu, Stefano Quer,...
ISSS
2002
IEEE
124views Hardware» more  ISSS 2002»
15 years 2 months ago
Timing Analysis of Embedded Software for Speculative Processors
Static timing analysis of embedded software is important for systems with hard real-time constraints. To accurately estimate time bounds, it is essential to model the underlying m...
Abhik Roychoudhury, Xianfeng Li, Tulika Mitra
ISSS
2002
IEEE
154views Hardware» more  ISSS 2002»
15 years 2 months ago
Optimal Code Size Reduction for Software-Pipelined and Unfolded Loops
Software pipelining and unfolding are commonly used techniques to increase parallelism for DSP applications. However, these techniques expand the code size of the application sign...
Bin Xiao, Zili Shao, Chantana Chantrapornchai, Edw...
ECOOP
2010
Springer
15 years 2 months ago
Type-Safe Eventful Sessions in Java
Event-driven programming is a major paradigm in concurrent and communication-based programming, and a widely adopted approach to building scalable high-concurrency servers. However...
Raymond Hu, Dimitrios Kouzapas, Olivier Pernet, No...
GECCO
2010
Springer
168views Optimization» more  GECCO 2010»
15 years 2 months ago
On the generality of parameter tuning in evolutionary planning
Divide-and-Evolve (DaE) is an original “memeticization” of Evolutionary Computation and Artificial Intelligence Planning. However, like any Evolutionary Algorithm, DaE has se...
Jacques Bibai, Pierre Savéant, Marc Schoena...