615 search results - page 66 / 123 » Beta Reduction Constraints |
125
click to vote
VLSI
2007
Springer
15 years 11 months ago
2007
Springer
— While physically driven synthesis techniques have proven to be an effective method to meet tight timing constraints required by a design, the incremental placement step during ...
172
Voted
ISCAS
2006
IEEE
15 years 11 months ago
2006
IEEE
In this paper we present two polynomial time-complexity heuristic algorithms for optimization of gate-oxide leakage (tunneling current) during behavioral synthesis through simulta...
125
click to vote
ARITH
2005
IEEE
15 years 11 months ago
2005
IEEE
Efficient adder design requires proper selection of a recurrence algorithm and its realization. Each of the algorithms: Weinberger’s, Ling’s and Doran’s were analyzed for it...
132
click to vote
DATE
2005
IEEE
15 years 11 months ago
2005
IEEE
Temperature affects not only the reliability but also the performance, power, and cost of the embedded system. This paper proposes a thermal-aware task allocation and scheduling a...
158
click to vote
DATE
2005
IEEE
15 years 11 months ago
2005
IEEE
In this paper, we present a methodology for customized communication architecture synthesis that matches the communication requirements of the target application. This is an impor...