Sciweavers

615 search results - page 66 / 123
» Beta Reduction Constraints
Sort
View
VLSI
2007
Springer
15 years 4 months ago
Incremental placement for structured ASICs using the transportation problem
— While physically driven synthesis techniques have proven to be an effective method to meet tight timing constraints required by a design, the incremental placement step during ...
Andrew C. Ling, Deshanand P. Singh, Stephen Dean B...
ISCAS
2006
IEEE
119views Hardware» more  ISCAS 2006»
15 years 3 months ago
Scheduling and binding for low gate leakage nanoCMOS datapath circuit synthesis
In this paper we present two polynomial time-complexity heuristic algorithms for optimization of gate-oxide leakage (tunneling current) during behavioral synthesis through simulta...
Saraju P. Mohanty, Elias Kougianos, Ramakrishna Ve...
ARITH
2005
IEEE
15 years 3 months ago
Efficient Mapping of Addition Recurrence Algorithms in CMOS
Efficient adder design requires proper selection of a recurrence algorithm and its realization. Each of the algorithms: Weinberger’s, Ling’s and Doran’s were analyzed for it...
Bart R. Zeydel, Theo T. J. H. Kluter, Vojin G. Okl...
DATE
2005
IEEE
125views Hardware» more  DATE 2005»
15 years 3 months ago
Thermal-Aware Task Allocation and Scheduling for Embedded Systems
Temperature affects not only the reliability but also the performance, power, and cost of the embedded system. This paper proposes a thermal-aware task allocation and scheduling a...
Wei-Lun Hung, Yuan Xie, Narayanan Vijaykrishnan, M...
DATE
2005
IEEE
118views Hardware» more  DATE 2005»
15 years 3 months ago
Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach
In this paper, we present a methodology for customized communication architecture synthesis that matches the communication requirements of the target application. This is an impor...
Ümit Y. Ogras, Radu Marculescu