Sciweavers

615 search results - page 70 / 123
» Beta Reduction Constraints
Sort
View
ANCS
2007
ACM
15 years 1 months ago
Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture
Network-on-Chip (NoC) architectures provide a scalable solution to the wire delay constraints in deep submicron VLSI designs. Recent research into the optimization of NoC architec...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri
ATVA
2006
Springer
160views Hardware» more  ATVA 2006»
15 years 1 months ago
Monotonic Set-Extended Prefix Rewriting and Verification of Recursive Ping-Pong Protocols
Ping-pong protocols with recursive definitions of agents, but without any active intruder, are a Turing powerful model. We show that under the environment sensitive semantics (i.e....
Giorgio Delzanno, Javier Esparza, Jirí Srba
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
15 years 9 days ago
Defect aware X-filling for low-power scan testing
Various X-filling methods have been proposed for reducing the shift and/or capture power in scan testing. The main drawback of these methods is that X-filling for low power leads t...
S. Balatsouka, V. Tenentes, Xrysovalantis Kavousia...
ATVA
2008
Springer
87views Hardware» more  ATVA 2008»
14 years 12 months ago
Goanna: Syntactic Software Model Checking
Goanna is an industrial-strength static analysis tool used in academia and industry alike to find bugs in C/C++ programs. Unlike existing approaches Goanna uses the off-the-shelf N...
Ralf Huuck, Ansgar Fehnker, Sean Seefried, Jö...
EUC
2008
Springer
14 years 11 months ago
Dynamic and Leakage Power Minimization with Loop Voltage Scheduling and Assignment
This paper studies the scheduling and assignment problem that minimizes the total energy including both dynamic and leakage energy for applications with loops on multi-voltage, mul...
Meikang Qiu, Jiande Wu, Jingtong Hu, Yi He, Edwin ...