Sciweavers

2954 search results - page 498 / 591
» Beyond
Sort
View
170
Voted
CIG
2005
IEEE
15 years 10 months ago
Forcing Neurocontrollers to Exploit Sensory Symmetry Through Hard-wired Modularity in the Game of Cellz
Several attempts have been made in the past to construct encoding schemes that allow modularity to emerge in evolving systems, but success is limited. We believe that in order to c...
Julian Togelius, Simon M. Lucas
156
Voted
DATE
2005
IEEE
152views Hardware» more  DATE 2005»
15 years 10 months ago
Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips
Technology Roadmap for Semiconductors (ITRS) clearly identifies the integration of electrochemical and electrobiological techniques as one of the system-level design challenges tha...
Fei Su, Krishnendu Chakrabarty
116
Voted
DSN
2005
IEEE
15 years 10 months ago
A Model of Stateful Firewalls and Its Properties
We propose the first model of stateful firewalls. In this model, each stateful firewall has a variable set called the state of the firewall, which is used to store some packet...
Mohamed G. Gouda, Alex X. Liu
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
15 years 10 months ago
A first look at the interplay of code reordering and configurable caches
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
146
Voted
ICPPW
2005
IEEE
15 years 10 months ago
Speculative Parallel Threading Architecture and Compilation
Thread-level speculation is a technique that brings thread-level parallelism beyond the data-flow limit by executing a piece of code ahead of time speculatively before all its inp...
Xiao-Feng Li, Zhao-Hui Du, Chen Yang, Chu-Cheow Li...