613 search results - page 13 / 123 » Block cache for embedded systems |
112
Voted
ICCD
1999
IEEE
15 years 4 months ago
1999
IEEE
This research explores any potential for an on-chip cache compression which can reduce not only cache miss ratio but also miss penalty, if main memory is also managed in compresse...
89
Voted
GLVLSI
2010
IEEE
15 years 4 months ago
2010
IEEE
On-chip memory organization is one of the most important aspects that can influence the overall system behavior in multiprocessor systems. Following the trend set by high-perform...
80
Voted
MTDT
1999
IEEE
15 years 4 months ago
1999
IEEE
The new concept of an unbalanced, hierarchicallydivided cache memory system is introduced and analyzed. This approach generalizes existing cache structures by allowing different m...
103
click to vote
SAC
2009
ACM
15 years 6 months ago
2009
ACM
File systems make use of part of DRAM as the buffer cache to enhance its performance in traditional systems. In this paper, we consider the use of Non-Volatile RAM (NVRAM) as a w...
76
Voted
DAC
2002
ACM
16 years 19 days ago
2002
ACM
Many real-time embedded systems involve a collection of independently executing event-driven code blocks, having hard real-time constraints. Tasks in many such systems, like netwo...