Sciweavers

799 search results - page 120 / 160
» Bound Performance Models of Heterogeneous Parallel Processin...
Sort
View
ICPP
2007
IEEE
15 years 8 months ago
Architectural Challenges in Memory-Intensive, Real-Time Image Forming
The real-time image forming in future, high-end synthetic aperture radar systems is an example of an application that puts new demands on computer architectures. The initial quest...
Anders Ahlander, H. Hellsten, K. Lind, J. Lindgren...
VISUALIZATION
2000
IEEE
15 years 6 months ago
A computational steering system for studying microwave interactions with missile bodies
This paper describes a computer modeling and simulation system that supports computational steering, which is an effort to make the typical simulation workflow more efficient. O...
J. Edward Swan II, Marco Lanzagorta, Doug Maxwell,...
ISCA
1997
IEEE
96views Hardware» more  ISCA 1997»
15 years 6 months ago
DataScalar Architectures
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
Doug Burger, Stefanos Kaxiras, James R. Goodman
105
Voted
CASES
2003
ACM
15 years 7 months ago
Vectorizing for a SIMdD DSP architecture
The Single Instruction Multiple Data (SIMD) model for fine-grained parallelism was recently extended to support SIMD operations on disjoint vector elements. In this paper we demon...
Dorit Naishlos, Marina Biberstein, Shay Ben-David,...
LCTRTS
2004
Springer
15 years 7 months ago
Spinach: a liberty-based simulator for programmable network interface architectures
This paper presents Spinach, a new simulator toolset specifically designed to target programmable network interface architectures. Spinach models both system components that are ...
Paul Willmann, Michael Brogioli, Vijay S. Pai