Sciweavers

1343 search results - page 108 / 269
» Bounded-lifetime integrated circuits
Sort
View
80
Voted
ASPDAC
2008
ACM
119views Hardware» more  ASPDAC 2008»
15 years 2 months ago
Parameterized embedded in-circuit emulator and its retargetable debugging software for microprocessor/microcontroller/DSP proces
- The in-circuit emulator (ICE) is commonly adopted as a microprocessor debugging technique. In this paper, a parameterized embedded in-circuit emulator and its retargetable debugg...
Liang-Bi Chen, Yung-Chih Liu, Chen-Hung Chen, Chun...
84
Voted
DAC
2005
ACM
15 years 2 months ago
TCAM enabled on-chip logic minimization
This paper presents an efficient hardware architecture of an on-chip logic minimization coprocessor. The proposed architecture employs TCAM cells to provide fastest and memory eï¬...
Seraj Ahmad, Rabi N. Mahapatra
DAC
2005
ACM
15 years 2 months ago
Response compaction with any number of unknowns using a new LFSR architecture
This paper presents a new test response compaction technique with any number of unknown logic values (X’s) in the test response bits. The technique leverages an X-tolerant respo...
Erik H. Volkerink, Subhasish Mitra
102
Voted
DAC
2005
ACM
15 years 2 months ago
A green function-based parasitic extraction method for inhomogeneous substrate layers
This paper presents a new Green function-based approach for substrate parasitic extraction in substrates with inhomogeneous layers. This new formulation allows analysis of noise c...
Chenggang Xu, Ranjit Gharpurey, Terri S. Fiez, Kar...
105
Voted
GLVLSI
2007
IEEE
153views VLSI» more  GLVLSI 2007»
15 years 2 months ago
Address generation for nanowire decoders
Nanoscale crossbars built from nanowires can form high density memories and programmable logic devices. To integrate such nanoscale devices with other circuits, nanowire decoders ...
Jia Wang, Ming-Yang Kao, Hai Zhou