Sciweavers

30 search results - page 2 / 6
» Branch-mispredict level parallelism (BLP) for control indepe...
Sort
View
HPCA
2003
IEEE
14 years 6 months ago
Power-Aware Control Speculation through Selective Throttling
With the constant advances in technology that lead to the increasing of the transistor count and processor frequency, power dissipation is becoming one of the major issues in high...
Juan L. Aragón, José González...
MICRO
2000
IEEE
133views Hardware» more  MICRO 2000»
13 years 10 months ago
Compiler controlled value prediction using branch predictor based confidence
Value prediction breaks data dependencies in a program thereby creating instruction level parallelism that can increase program performance. Hardware based value prediction techni...
Eric Larson, Todd M. Austin
MICRO
2009
IEEE
121views Hardware» more  MICRO 2009»
14 years 28 days ago
Improving memory bank-level parallelism in the presence of prefetching
DRAM systems achieve high performance when all DRAM banks are busy servicing useful memory requests. The degree to which DRAM banks are busy is called DRAM Bank-Level Parallelism ...
Chang Joo Lee, Veynu Narasiman, Onur Mutlu, Yale N...
ISCA
1998
IEEE
108views Hardware» more  ISCA 1998»
13 years 10 months ago
Pipeline Gating: Speculation Control for Energy Reduction
Branch prediction has enabled microprocessors to increase instruction level parallelism (ILP) by allowing programs to speculatively execute beyond control boundaries. Although spe...
Srilatha Manne, Artur Klauser, Dirk Grunwald
GCC
2003
Springer
13 years 11 months ago
Study on a Secure Access Model for the Grid Catalogue
To solve the security of access to meta-data in computational Grids, by modifying model BLP, a secure access model named GBLP is introduced to support access control to Grid catalo...
Bing Xie, Xiaolin Gui, Qingjiang Wang