Sciweavers

168 search results - page 21 / 34
» Branching-Time Model Checking Gap-Order Constraint Systems
Sort
View
VLSID
2003
IEEE
180views VLSI» more  VLSID 2003»
15 years 10 months ago
Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems
Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often fl...
Pao-Ann Hsiung, Shu-Yu Cheng
WWW
2005
ACM
15 years 10 months ago
CaTTS: calendar types and constraints for Web applications
Data referring to cultural calendars such as the widespread Gregorian dates but also dates after the Chinese, Hebrew, or Islamic calendars as well as data referring to professiona...
François Bry, Frank-André Rieß...
SOCO
2005
Springer
15 years 3 months ago
Improving Composition Support with Lightweight Metadata-Based Extensions of Component Models
Software systems that rely on the component paradigm build new components by assembling existing prefabricated components. Most currently available IDEs support graphical component...
Johann Oberleitner, Michael Fischer
JTRES
2010
ACM
14 years 9 months ago
The design of SafeJML, a specification language for SCJ with support for WCET specification
Safety-Critical Java (SCJ) is a dialect of Java that allows programmers to implement safety-critical systems, such as software to control airplanes, medical devices, and nuclear p...
Ghaith Haddad, Faraz Hussain, Gary T. Leavens
ATAL
2010
Springer
14 years 9 months ago
Verifying agents with memory is harder than it seemed
ATL+ is a variant of alternating-time temporal logic that does not have the expressive power of full ATL , but still allows for expressing some natural properties of agents. It ha...
Nils Bulling, Wojciech Jamroga