Sciweavers

56 search results - page 8 / 12
» Buffering global interconnects in structured ASIC design
Sort
View
99
Voted
ICPP
2002
IEEE
15 years 4 months ago
Design and Evaluation of Scalable Switching Fabrics for High-Performance Routers
This work considers switching fabrics with distributed packet routing to achieve high scalability and low costs. The considered switching fabrics are based on a multistage structu...
Nian-Feng Tzeng, Ravi C. Batchu
97
Voted
IJPP
2006
145views more  IJPP 2006»
14 years 11 months ago
Deterministic Parallel Processing
Abstract. In order to address the problems faced in the wireless communications domain, picoChip has devised the picoArrayTM . The picoArrayTM is a tiled-processor architecture, co...
Gajinder Panesar, Daniel Towner, Andrew Duller, Al...
77
Voted
SLIP
2006
ACM
15 years 5 months ago
Statistical crosstalk aggressor alignment aware interconnect delay calculation
Crosstalk aggressor alignment induces significant interconnect delay variation and needs to be taken into account in a statistical timer. In this paper, we approximate crosstalk ...
Andrew B. Kahng, Bao Liu, Xu Xu
ISCAS
2005
IEEE
113views Hardware» more  ISCAS 2005»
15 years 5 months ago
Effect of traffic localization on energy dissipation in NoC-based interconnect
Multiprocessor system-on-chip (MP-SoC) platforms are emerging as an important trend of SoC design. Scaleable communication-centric interconnect fabrics such as networks-onchip (No...
Partha Pratim Pande, Cristian Grecu, Michael Jones...
80
Voted
USS
2004
15 years 1 months ago
TIED, LibsafePlus: Tools for Runtime Buffer Overflow Protection
Buffer overflow exploits make use of the treatment of strings in C as character arrays rather than as first-class objects. Manipulation of arrays as pointers and primitive pointer...
Kumar Avijit, Prateek Gupta, Deepak Gupta