3456 search results - page 626 / 692 » Byte Code Engineering |
115
Voted
CODES
2007
IEEE
15 years 8 months ago
2007
IEEE
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
123
click to vote
CODES
2007
IEEE
15 years 8 months ago
2007
IEEE
This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
135
click to vote
CODES
2007
IEEE
15 years 8 months ago
2007
IEEE
We present a co-synthesis approach that accelerates reactive software processing by moving the calculation of complex expressions into external combinational hardware. The startin...
141
click to vote
CODES
2007
IEEE
15 years 8 months ago
2007
IEEE
Embedded single-chip heterogeneous multiprocessor (SCHM) systems experience frequent system events such as task preemption, power-saving voltage/frequency scaling, or arrival of n...
112
click to vote
CODES
2007
IEEE
15 years 8 months ago
2007
IEEE
Networks on Chip (NoC) have emerged as the design paradigm for scalable System on Chip communication infrastructure. A growing number of applications, often with firm (FRT) or so...