99 search results - page 13 / 20 » CAD Directions for High Performance Asynchronous Circuits |
ISPD
2006
ACM
15 years 3 months ago
2006
ACM
Advances in VLSI technology make clock skew more susceptible to process variations. Notwithstanding efficient zero skew routing algorithms, clock skew still limits post-manufactu...
MICRO
2002
IEEE
14 years 9 months ago
2002
IEEE
abstracting the operation of lower-level packet processing functions. The library synthesizes into field-programmable gate array (FPGA) logic and is utilized in a network platform ...
111
click to vote
IPPS
2010
IEEE
14 years 7 months ago
2010
IEEE
To exploit the potential of multicore architectures, recent dense linear algebra libraries have used tile algorithms, which consist in scheduling a Directed Acyclic Graph (DAG) of...
ISCAS
2003
IEEE
15 years 2 months ago
2003
IEEE
In 1986, Franceschini et al. built an optronic velocity sensor [11], the principle of which was based on the findings they had recently made on fly EMDs by performing electrophysio...
ICCAD
2006
IEEE
15 years 6 months ago
2006
IEEE
High power consumption will shorten battery life for handheld devices and cause thermal and reliability problems. One way to lower the dynamic power consumption is to reduce the s...