267 search results - page 39 / 54 » CHIPS: Custom Hardware Instruction Processor Synthesis |
GLVLSI
2007
IEEE
15 years 4 months ago
2007
IEEE
LNS (logarithmic number system) arithmetic has the advantages of high-precision and high performance in complex function computation. However, the large hardware problem in LNS ad...
101
click to vote
ISVLSI
2002
IEEE
15 years 2 months ago
2002
IEEE
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...
ICS
2001
Tsinghua U.
15 years 2 months ago
2001
Tsinghua U.
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
FPL
2007
Springer
15 years 3 months ago
2007
Springer
In this paper, we present a shared instruction and data memory controller for the On-Chip Memory (OCM) bus of the PowerPC embedded in the Virtex-4 chip. The traditional design of ...
86
Voted
ICASSP
2009
IEEE
14 years 7 months ago
2009
IEEE
We have developed a VLSI chip for 5,000 word speakerindependent continuous speech recognition. This chip employs a context-dependent HMM (hidden Markov model) based speech recogni...