Sciweavers

254 search results - page 40 / 51
» CPU Inheritance Scheduling
Sort
View
ARESEC
2011
117views more  ARESEC 2011»
13 years 9 months ago
Non-Parallelizable and Non-Interactive Client Puzzles from Modular Square Roots
—Denial of Service (DoS) attacks aiming to exhaust the resources of a server by overwhelming it with bogus requests have become a serious threat. Especially protocols that rely o...
Yves Igor Jerschow, Martin Mauve
DAC
2005
ACM
15 years 10 months ago
Incremental exploration of the combined physical and behavioral design space
Achieving design closure is one of the biggest headaches for modern VLSI designers. This problem is exacerbated by high-level design automation tools that ignore increasingly impo...
Zhenyu (Peter) Gu, Jia Wang, Robert P. Dick, Hai Z...
86
Voted
EUROSYS
2008
ACM
15 years 6 months ago
30 seconds is not enough!: a study of operating system timer usage
The basic system timer facilities used by applications and OS kernels for scheduling timeouts and periodic activities have remained largely unchanged for decades, while hardware a...
Simon Peter, Andrew Baumann, Timothy Roscoe, Paul ...
HICSS
2009
IEEE
106views Biometrics» more  HICSS 2009»
15 years 4 months ago
A Radical Approach to Network-on-Chip Operating Systems
Operating systems were created to provide multiple tasks with access to scarce hardware resources like CPU, memory, or storage. Modern programmable hardware, however, may contain ...
Michael Engel, Olaf Spinczyk
ICS
2009
Tsinghua U.
15 years 4 months ago
Adagio: making DVS practical for complex HPC applications
Power and energy are first-order design constraints in high performance computing. Current research using dynamic voltage scaling (DVS) relies on trading increased execution time...
Barry Rountree, David K. Lowenthal, Bronis R. de S...