Sciweavers

869 search results - page 14 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
ARC
2006
Springer
154views Hardware» more  ARC 2006»
15 years 1 months ago
Reconfigurable Modular Arithmetic Logic Unit for High-Performance Public-Key Cryptosystems
This paper presents a reconfigurable hardware architecture for Public-key cryptosystems. By changing the connections of coarse grain Carry-Save Adders (CSAs), the datapath provides...
Kazuo Sakiyama, Nele Mentens, Lejla Batina, Bart P...
AHS
2006
IEEE
145views Hardware» more  AHS 2006»
15 years 1 months ago
The Gannet Service-Based SoC: A Service-level Reconfigurable Architecture
We propose a novel type of dynamically reconfigurable System-on-Chip architecture, the Gannet service-based architecture. This novel concept addresses the issue of systemlevel rec...
Wim Vanderbauwhede
FCCM
2000
IEEE
114views VLSI» more  FCCM 2000»
15 years 2 months ago
Tunable Fault Tolerance for Runtime Reconfigurable Architectures
Fault tolerance is becoming an increasingly important issue, especially in mission-critical applications where data integrity is a paramount concern. Performance, however, remains...
Steven K. Sinha, Peter Kamarchik, Seth Copen Golds...
88
Voted
EUROPAR
2010
Springer
14 years 10 months ago
Thread Owned Block Cache: Managing Latency in Many-Core Architecture
Abstract. Shared last level cache is crucial to performance. However, multithread program model incurs serious contention in shared cache. In this paper, to reduce average cache ac...
Fenglong Song, Zhiyong Liu, Dongrui Fan, Hao Zhang...
ISCA
1998
IEEE
145views Hardware» more  ISCA 1998»
15 years 1 months ago
Multi-Level Texture Caching for 3D Graphics Hardware
Traditional graphics hardware architectures implement what we call the push architecture for texture mapping. Local memory is dedicated to the accelerator for fast local retrieval...
Michael Cox, Narendra Bhandri, Michael Shantz