Sciweavers

869 search results - page 22 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
59
Voted
DATE
2004
IEEE
108views Hardware» more  DATE 2004»
15 years 1 months ago
Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures
Nikhil Bansal, Sumit Gupta, Nikil Dutt, Alexandru ...
FCCM
1999
IEEE
127views VLSI» more  FCCM 1999»
15 years 2 months ago
Mapping of an Automated Target Recognition Application from a Graphical Software Environment to FPGA-Based Reconfigurable Hardwa
A significant obstacle to the widespread adoption of FPGAbased configurable computing hardware has been the difficulty of mapping applications onto this hardware. We are developin...
Benjamin A. Levine, Senthil Natarajan, Chandra Tan...
DAGSTUHL
2006
14 years 11 months ago
Physical 2D Morphware and Power Reduction Methods for Everyone
Dynamic and partial reconfiguration discovers more and more the focus in academic and industrial research. Modern systems in e.g. avionic and automotive applications exploit the p...
Jürgen Becker, Michael Hübner, Katarina ...
ARC
2006
Springer
124views Hardware» more  ARC 2006»
15 years 1 months ago
A Flexible Multi-port Caching Scheme for Reconfigurable Platforms
Abstract. Memory accesses contribute sunstantially to aggregate system delays. It is critical for designers to ensure that the memory subsystem is designed efficiently, and much wo...
Su-Shin Ang, George A. Constantinides, Peter Y. K....
MICRO
2007
IEEE
120views Hardware» more  MICRO 2007»
15 years 4 months ago
Scavenger: A New Last Level Cache Architecture with Global Block Priority
Addresses suffering from cache misses typically exhibit repetitive patterns due to the temporal locality inherent in the access stream. However, we observe that the number of inte...
Arkaprava Basu, Nevin Kirman, Meyrem Kirman, Maina...