869 search results - page 26 / 174 » Cache Architectures for Reconfigurable Hardware |
93
Voted
DATE
2010
IEEE
15 years 2 months ago
2010
IEEE
—Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low comput...
ICCD
2006
IEEE
15 years 6 months ago
2006
IEEE
By integrating one or more (hard or soft) CPU core on the chip, new generation platform FPGAs have become configurable systems on a chip (CSoC) that support a combined software an...
ARC
2008
Springer
14 years 11 months ago
2008
Springer
Abstract. This paper presents a novel dynamically reconfigurable hardware architecture for lossless compression and its optimization for space imagery. The proposed system makes us...
ISLPED
2003
ACM
15 years 2 months ago
2003
ACM
A new architectural technique to reduce power dissipation in data caches is proposed. In multimedia applications, a major portion of data cache accesses hit in the same cache set ...
110
click to vote
ERSA
2010
14 years 7 months ago
2010
Research in communication networks has shown that the Internet architecture is not sufficient for modern communication areas such as the interconnection networks of super computing...