Sciweavers

520 search results - page 56 / 104
» Cache Post-Relational Technology
Sort
View
ISCA
2002
IEEE
82views Hardware» more  ISCA 2002»
15 years 2 months ago
Increasing Processor Performance by Implementing Deeper Pipelines
One architectural method for increasing processor performance involves increasing the frequency by implementing deeper pipelines. This paper will explore the relationship between ...
Eric Sprangle, Doug Carmean
ASPLOS
2008
ACM
15 years 6 hour ago
Predictor virtualization
Many hardware optimizations rely on collecting information about program behavior at runtime. This information is stored in lookup tables. To be accurate and effective, these opti...
Ioana Burcea, Stephen Somogyi, Andreas Moshovos, B...
ASPLOS
2004
ACM
15 years 3 months ago
Software prefetching for mark-sweep garbage collection: hardware analysis and software redesign
Tracing garbage collectors traverse references from live program variables, transitively tracing out the closure of live objects. Memory accesses incurred during tracing are essen...
Chen-Yong Cher, Antony L. Hosking, T. N. Vijaykuma...
ISCA
2010
IEEE
305views Hardware» more  ISCA 2010»
15 years 3 months ago
Rethinking DRAM design and organization for energy-constrained multi-cores
DRAM vendors have traditionally optimized the cost-perbit metric, often making design decisions that incur energy penalties. A prime example is the overfetch feature in DRAM, wher...
Aniruddha N. Udipi, Naveen Muralimanohar, Niladris...
ICSR
2004
Springer
15 years 3 months ago
Framed Aspects: Supporting Variability and Configurability for AOP
Aspect oriented programming (AOP) seeks to decompose concerns which crosscut system structure into more manageable modules. However, current AOP techniques alone lack the configura...
Neil Loughran, Awais Rashid