852 search results - page 7 / 171 » Categories, Allegories and Circuit Design |
399
click to vote
DAC
2012
ACM
13 years 2 months ago
2012
ACM
We develop a projected-subgradient primal-dual Lagrange optimization for global placement, that can be instantiated with a variety of interconnect models. It decomposes the origin...
100
Voted
ICCAD
2009
IEEE
14 years 9 months ago
2009
IEEE
With increasing process variation, binning has become an important technique to improve the values of fabricated chips, especially in high performance microprocessors where transpa...
123
click to vote
JUCS
2007
14 years 11 months ago
2007
: It is a difficult problem that using cellular neural network to make up of analog signal processing circuit. This paper presented the architecture of new cellular neural network ...
76
Voted
DAC
2007
ACM
16 years 20 days ago
2007
ACM
A protocol for latency-insensitive design with early evaluation is presented. The protocol is based on a symmetric view of the system in which tokens carrying information move in ...
DAC
2006
ACM
16 years 19 days ago
2006
ACM
Pareto surfaces in the performance space determine the range of feasible performance values for a circuit topology in a given technology. We present a non-dominated sorting based ...