Sciweavers

852 search results - page 99 / 171
» Categories, Allegories and Circuit Design
Sort
View
DAC
2005
ACM
16 years 26 days ago
Structure preserving reduction of frequency-dependent interconnect
A rational Arnoldi method for passivity-preserving model-order reduction (MOR) with implicit multi-point moment matching for systems with frequency-dependent interconnects is desc...
Quming Zhou, Kartik Mohanram, Athanasios C. Antoul...
GLVLSI
2009
IEEE
125views VLSI» more  GLVLSI 2009»
15 years 6 months ago
Redundant wire insertion for yield improvement
Based on the insertion of internal and external redundant wires into L-type and U-type wires, an efficient two-phase reliability-driven insertion algorithm is proposed to insert r...
Jin-Tai Yan, Zhi-Wei Chen
GLVLSI
2006
IEEE
120views VLSI» more  GLVLSI 2006»
15 years 6 months ago
Sensitivity evaluation of global resonant H-tree clock distribution networks
A sensitivity analysis of resonant H-tree clock distribution networks is presented in this paper for a TSMC 0.18 μm CMOS technology. The analysis focuses on the effect of the dri...
Jonathan Rosenfeld, Eby G. Friedman
ISPD
2005
ACM
185views Hardware» more  ISPD 2005»
15 years 5 months ago
Dragon2005: large-scale mixed-size placement tool
In this paper, we develop a mixed-size placement tool, Dragon2005, to solve large scale placement problems effectively. A top-down hierarchical approach based on min-cut partition...
Taraneh Taghavi, Xiaojian Yang, Bo-Kyung Choi
77
Voted
DAC
2004
ACM
15 years 5 months ago
Fast and accurate parasitic capacitance models for layout-aware
Considering layout effects early in the analog design process is becoming increasingly important. We propose techniques for estimating parasitic capacitances based on look-up tabl...
Anuradha Agarwal, Hemanth Sampath, Veena Yelamanch...