Sciweavers

285 search results - page 53 / 57
» Cell architecture for nanoelectronic design
Sort
View
ISVLSI
2007
IEEE
150views VLSI» more  ISVLSI 2007»
15 years 8 months ago
Minimum-Congestion Placement for Y-interconnects: Some studies and observations
— Y -interconnects for VLSI chips are based on the use of global and semi-global wiring in only 0◦ , 60◦ , and 120◦ . Though X-interconnects are fast replacing the traditio...
Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Pa...
CNSR
2010
IEEE
164views Communications» more  CNSR 2010»
15 years 5 months ago
Buffered Crossbar Fabrics Based on Networks on Chip
— Buffered crossbar (CICQ) switches have shown a high potential in scaling Internet routers capacity. However, they require expensive on-chip buffers whose cost grows quadratical...
Lotfi Mhamdi, Kees Goossens, Iria Varela Senin
123
Voted
MOBISYS
2008
ACM
16 years 1 months ago
Symphony: synchronous two-phase rate and power control in 802.11 wlans
Adaptive transmit power control in 802.11 Wireless LANs (WLANs) on a per-link basis helps increase network capacity and improves battery life of Wifi-enabled mobile devices. Howev...
Kishore Ramachandran, Ravi Kokku, Honghai Zhang, M...
102
Voted
DATE
2009
IEEE
132views Hardware» more  DATE 2009»
15 years 8 months ago
Power and performance of read-write aware Hybrid Caches with non-volatile memories
—Caches made of non-volatile memory technologies, such as Magnetic RAM (MRAM) and Phase-change RAM (PRAM), offer dramatically different power-performance characteristics when com...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Yu...
124
Voted
IWCMC
2006
ACM
15 years 7 months ago
Effective channel assignment in multi-hop W-CDMA cellular networks
Multi-hop relaying is an important concept in tackling the inherent problems of limited capacity and coverage in cellular networks. It helps to solve the dead-spots problem and to...
Yik Hung Tam, Hossam S. Hassanein, Selim G. Akl