Sciweavers

170 search results - page 24 / 34
» Challenges in Embedded Memory Design and Test
Sort
View
169
Voted
DAC
2006
ACM
15 years 5 months ago
A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip
With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor SystemOn-Chip (MPSoC) architectures have become widespread. T...
David Atienza, Pablo Garcia Del Valle, Giacomo Pac...
CASES
2008
ACM
15 years 5 months ago
Reducing pressure in bounded DBT code caches
Dynamic binary translators (DBT) have recently attracted much attention for embedded systems. The effective implementation of DBT in these systems is challenging due to tight cons...
José Baiocchi, Bruce R. Childers, Jack W. D...
GLOBECOM
2007
IEEE
15 years 10 months ago
A 10-Gbps High-Speed Single-Chip Network Intrusion Detection and Prevention System
Abstract—Network Intrusion Detection and Prevention Systems (NIDPSs) are vital in the fight against network intrusions. NIDPSs search for certain malicious content in network tr...
N. Sertac Artan, Rajdip Ghosh, Yanchuan Guo, H. Jo...
CBSE
2004
Springer
15 years 9 months ago
Prediction of Run-Time Resource Consumption in Multi-task Component-Based Software Systems
Embedded systems must be cost-effective. This imposes strict requirements on the resource consumption of their applications. It is therefore desirable to be able to determine the ...
Johan Muskens, Michel R. V. Chaudron
ISCA
2009
IEEE
136views Hardware» more  ISCA 2009»
15 years 10 months ago
ECMon: exposing cache events for monitoring
The advent of multicores has introduced new challenges for programmers to provide increased performance and software reliability. There has been significant interest in technique...
Vijay Nagarajan, Rajiv Gupta