658 search results - page 116 / 132 » Challenges in Physical Chip Design |
138
click to vote
MICRO
2006
IEEE
15 years 11 months ago
2006
IEEE
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
186
click to vote
ASPLOS
2004
ACM
15 years 11 months ago
2004
ACM
Increased integration in the form of multiple processor cores on a single die, relatively constant die sizes, shrinking power envelopes, and emerging applications create a new cha...
171
click to vote
EMSOFT
2004
Springer
15 years 11 months ago
2004
Springer
Embedded devices like smart cards can now run multiple interacting applications. A particular challenge in this domain is to dynamically integrate diverse security policies. In th...
136
click to vote
CGO
2010
IEEE
15 years 11 months ago
2010
IEEE
Cross-core application interference due to contention for shared on-chip and off-chip resources pose a significant challenge to providing application level quality of service (Qo...
189
click to vote
MMB
2010
Springer
15 years 10 months ago
2010
Springer
Abstract. Computing tight performance bounds in feed-forward networks under general assumptions about arrival and server models has turned out to be a challenging problem. Recently...