658 search results - page 39 / 132 » Challenges in Physical Chip Design |
110
Voted
VLSID
2002
IEEE
16 years 1 months ago
2002
IEEE
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
75
Voted
DATE
2010
IEEE
15 years 6 months ago
2010
IEEE
To meet customer’s product-quality expectations, each individual IC needs to be tested for manufacturing defects incurred during its many high-precision, and hence defect-prone ...
117
click to vote
GI
2004
Springer
15 years 6 months ago
2004
Springer
: The transition from microelectronics to nanoelectronics reaches physical limits and results in a paradigm shift in the design and fabrication of electronic circuits. The conserva...
113
Voted
MOBIHOC
2008
ACM
16 years 13 days ago
2008
ACM
Dealing with interference is one of the primary challenges to solve in the design of protocols for wireless ad-hoc networks. Most of the work in the literature assumes localized o...
112
click to vote
BIRTHDAY
2007
Springer
15 years 4 months ago
2007
Springer
Well understood methods exist for developing programs from formal specifications. Not only do such methods offer a precise check that certain sorts of deviations from their specifi...