Sciweavers

86 search results - page 13 / 18
» Characterizing processor thermal behavior
Sort
View
PACT
1997
Springer
15 years 1 months ago
Viability of Multithreading on Networks of Workstations
Abstract. Recent trend in high-performance computing focuses on networks of workstations (NOWs) as a way ofrealizing cost-effective parallel machines. This has been due to the avai...
Hantak Kwak, Ben Lee, Ali R. Hurson
ICC
2007
IEEE
15 years 3 months ago
Voice Transmission Enhancing Model on Wireless Mesh Networks
Abstract— This paper initially shows ROHC and packet aggregation significantly improve the number of successful voice calls. However, the improvement does not include processor...
Sangkil Jung, Sangjin Hong, Kyungtae Kim, Junghoon...
ICCAD
2001
IEEE
128views Hardware» more  ICCAD 2001»
15 years 6 months ago
An Assembly-Level Execution-Time Model for Pipelined Architectures
The aim of this work is to provide an elegant and accurate static execution timing model for 32-bit microprocessor instruction sets, covering also inter–instruction effects. Suc...
Giovanni Beltrame, Carlo Brandolese, William Forna...
MICRO
2008
IEEE
111views Hardware» more  MICRO 2008»
15 years 3 months ago
Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer
It is well recognized that LRU cache-line replacement can be ineffective for applications with large working sets or non-localized memory access patterns. Specifically, in lastle...
Livio Soares, David K. Tam, Michael Stumm
ISCA
1997
IEEE
120views Hardware» more  ISCA 1997»
15 years 1 months ago
Run-Time Adaptive Cache Hierarchy Management via Reference Analysis
Improvements in main memory speeds have not kept pace with increasing processor clock frequency and improved exploitation of instruction-level parallelism. Consequently, the gap b...
Teresa L. Johnson, Wen-mei W. Hwu