Sciweavers

2446 search results - page 88 / 490
» Characterizing the Performance of
Sort
View
ISVLSI
2003
IEEE
91views VLSI» more  ISVLSI 2003»
15 years 10 months ago
Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools
Three-dimensional integration technologies have been proposed in order to mitigate design challenges posed by deep-submicron interconnect. By providing multiple layers of active d...
Shamik Das, Anantha Chandrakasan, Rafael Reif
SBCCI
2003
ACM
160views VLSI» more  SBCCI 2003»
15 years 10 months ago
Novel Design Methodology for High-Performance XOR-XNOR Circuit Design
As we scale down to deep submicron (DSM) technology, noise is becoming a metric of equal importance as power, speed, and area. Smaller feature sizes, low voltage, and high frequen...
Sumeer Goel, Mohamed A. Elgamel, Magdy A. Bayoumi
ANSS
2002
IEEE
15 years 10 months ago
Performance Analysis for Data Service in Third Generation Mobile Telecommunication Networks
The data traffic in wireless networks for the third generation (3G) mobile telecommunication systems should take into account a variety of services (voice, data, video) and envir...
Aloizio Pereira da Silva, Geraldo Robson Mateus
ICPADS
2002
IEEE
15 years 10 months ago
Performance Evaluation of Distributed Computing Paradigms in Mobile Ad Hoc Sensor Networks
The emergence of mobile ad hoc sensor networks has brought new challenges to traditional network design. This paper focuses on the study at the application layer. In specific, it...
Yingyue Xu, Hairong Qi
EUROPAR
2009
Springer
15 years 10 months ago
Distributed Data Partitioning for Heterogeneous Processors Based on Partial Estimation of Their Functional Performance Models
The paper presents a new data partitioning algorithm for parallel computing on heterogeneous processors. Like traditional functional partitioning algorithms, the algorithm assumes ...
Alexey L. Lastovetsky, Ravi Reddy