24 search results - page 5 / 5 » Cheap Out-of-Order Execution Using Delayed Issue |
167
click to vote
WSC
2004
15 years 6 months ago
2004
Simulation and Emulation techniques are fundamental to aid the process of large-scale protocol design and network operations. However, the results from these techniques are often ...
135
click to vote
IEEEPACT
2006
IEEE
15 years 11 months ago
2006
IEEE
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
168
click to vote
MICRO
2008
IEEE
15 years 12 months ago
2008
IEEE
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
163
click to vote
MICRO
2005
IEEE
15 years 11 months ago
2005
IEEE
Conventional processors use a fully-associative store queue (SQ) to implement store-load forwarding. Associative search latency does not scale well to capacities and bandwidths re...