Sciweavers

509 search results - page 87 / 102
» Chip Multi-Processor Generator
Sort
View
DAC
2007
ACM
16 years 20 days ago
Automatic Verification of External Interrupt Behaviors for Microprocessor Design
Interrupt behaviors, especially the external ones, are difficult to verify in a microprocessor design project in that they involve both interacting hardware and software. This pap...
Fu-Ching Yang, Wen-Kai Huang, Ing-Jer Huang
ASPDAC
1995
ACM
103views Hardware» more  ASPDAC 1995»
15 years 3 months ago
A scheduling algorithm for multiport memory minimization in datapath synthesis
- In this paper, we present a new scheduling algorithms that generates area-efficient register transfer level datapaths with multiport memories. The proposed scheduling algorithm a...
Hae-Dong Lee, Sun-Young Hwang
ASPLOS
2008
ACM
15 years 1 months ago
Communication optimizations for global multi-threaded instruction scheduling
The recent shift in the industry towards chip multiprocessor (CMP) designs has brought the need for multi-threaded applications to mainstream computing. As observed in several lim...
Guilherme Ottoni, David I. August
BMCBI
2010
127views more  BMCBI 2010»
14 years 11 months ago
SplicerAV: a tool for mining microarray expression data for changes in RNA processing
Background: Over the past two decades more than fifty thousand unique clinical and biological samples have been assayed using the Affymetrix HG-U133 and HG-U95 GeneChip microarray...
Timothy J. Robinson, Michaela A. Dinan, Mark Dewhi...
DAC
2003
ACM
16 years 19 days ago
A scalable software-based self-test methodology for programmable processors
Software-based self-test (SBST) is an emerging approach to address the challenges of high-quality, at-speed test for complex programmable processors and systems-on chips (SoCs) th...
Li Chen, Srivaths Ravi, Anand Raghunathan, Sujit D...