Sciweavers

366 search results - page 50 / 74
» Circuit optimization using statistical static timing analysi...
Sort
View
DAC
2005
ACM
15 years 1 months ago
Efficient and accurate gate sizing with piecewise convex delay models
We present an efficient and accurate gate sizing tool that employs a novel piecewise convex delay model, handling both rise and fall delays, for static CMOS gates. The delay model...
Hiran Tennakoon, Carl Sechen
ICCAD
2002
IEEE
108views Hardware» more  ICCAD 2002»
15 years 8 months ago
A precorrected-FFT method for simulating on-chip inductance
The simulation of on-chip inductance using PEEC-based circuit analysis methods often requires the solution of a subproblem where an extracted inductance matrix must be multiplied ...
Haitian Hu, David Blaauw, Vladimir Zolotov, Kaushi...
CONCURRENCY
2008
84views more  CONCURRENCY 2008»
14 years 12 months ago
Dynamic allocation in a self-scaling cluster database
Abstract. Database systems have been vital for all forms of data processing for a long time. In recent years, the amount of processed data has been growing dramatically, even in sm...
Tilmann Rabl, Marc Pfeffer, Harald Kosch
PIMRC
2008
IEEE
15 years 6 months ago
BER analysis of single-carrier MPAM in the presence of ADC quantization noise
— Noisy radio frequency (RF) circuits tend to degrade the system performance, especially in high frequency communication systems. The performance analysis of such systems is norm...
Umar H. Rizvi, Gerard J. M. Janssen, Jos H. Weber
VEE
2012
ACM
255views Virtualization» more  VEE 2012»
13 years 7 months ago
Adding dynamically-typed language support to a statically-typed language compiler: performance evaluation, analysis, and tradeof
Applications written in dynamically typed scripting languages are increasingly popular for Web software development. Even on the server side, programmers are using dynamically typ...
Kazuaki Ishizaki, Takeshi Ogasawara, José G...