Sciweavers

204 search results - page 14 / 41
» Circuit power estimation using pattern recognition technique...
Sort
View
ICCAD
1994
IEEE
144views Hardware» more  ICCAD 1994»
15 years 2 months ago
Power analysis of embedded software: a first step towards software power minimization
Embedded computer systems are characterized by the presence of a dedicated processor and the software that runs on it. Power constraints are increasingly becoming the critical com...
Vivek Tiwari, Sharad Malik, Andrew Wolfe
DAC
2004
ACM
15 years 11 months ago
Statistical optimization of leakage power considering process variations using dual-Vth and sizing
timing analysis tools to replace standard deterministic static timing analyzers whereas [8,27] develop approaches for the statistical estimation of leakage power considering within...
Ashish Srivastava, Dennis Sylvester, David Blaauw
IJCAI
1989
14 years 11 months ago
An Empirical Comparison of Pattern Recognition, Neural Nets, and Machine Learning Classification Methods
Classification methods from statistical pattern recognition, neural nets, and machine learning were applied to four real-world data sets. Each of these data sets has been previous...
Sholom M. Weiss, Ioannis Kapouleas
IBPRIA
2007
Springer
14 years 11 months ago
A Density-Based Data Reduction Algorithm for Robust Estimators
In this paper we present a non parametric density-based data reduction technique designed to be used in robust parameter estimation problems. Existing approaches are focused on red...
Luis Ferraz, Ramon Lluis Felip, Brais Martí...
ASPDAC
2005
ACM
92views Hardware» more  ASPDAC 2005»
14 years 12 months ago
Sleep transistor sizing using timing criticality and temporal currents
— Power gating is a circuit technique that enables high performance and low power operation. One of the challenges in power gating is sizing the sleep transistor which is used to...
Anand Ramalingam, Bin Zhang, Anirudh Devgan, David...